File:5 Stage Pipeline.svg

From Wikimedia Commons, the free media repository
Jump to navigation Jump to search

Original file(SVG file, nominally 300 × 190 pixels, file size: 33 KB)

Captions

Captions

Add a one-line explanation of what this file represents
Description
English: A diagram showing the stage of execution reached by five consecutive instructions in a 5-stage microprocessor. At clock cycle 4, the 1st instruction is in the "memory access" phase, the second is in the "execute" phase, the third in the "instruction decode" phase, the fourth in the "instruction fetch" phase and the fifth hasn't been fetched yet.
Date
Source Own work
Author Inductiveload
Permission
(Reusing this file)
Public domain I, the copyright holder of this work, release this work into the public domain. This applies worldwide.
In some countries this may not be legally possible; if so:
I grant anyone the right to use this work for any purpose, without any conditions, unless such conditions are required by law.

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current18:24, 22 January 2009Thumbnail for version as of 18:24, 22 January 2009300 × 190 (33 KB)Inductiveload (talk | contribs){{Information |Description={{en|1=A diagram showing the stage of execution reached by five consecutive instructions in a 5-stage microprocessor. At clock cycle 4, the 1st instruction is in the "memory access" phase, the second is in the "execute" phase, t

There are no pages that use this file.

File usage on other wikis

The following other wikis use this file: